Module memory_access_gen 

A data source.

The data source produces data as defined by the DataGenerator that is provided.

Ports

This component has one port:

• One output port: tx

Modules

random

strided

Structs

MemoryAccessGen